Introduction
Bulk CMOS integrated circuits may latch-up due to parasitic four-layer paths inherent in the structures. These four-layer paths can be caused to undergo SCR regeneration when subjected to transient ionizing radiation or to terminal over-voltage conditions. This SCR action can result in the loss of functionality or in device burnout. Generic solutions to latchup in bulk CMOS have been found for conservative designs ( -6-9 pim p-wells) by the control of minority carrier lifetime--either by gold doping1 or by neutron irradiation.2 The use of n on n+ substrate material has also been shown to provide protection from latchup.3'4 This latter technique is of interest as (1) it has the least impact on wafer processing, requiring only a different starting material, (2) does not result in increased leakage currents as do the minority carrier lifetime reduction methods, and (3) is applicable to reduced geometry designs where the use of minority carrier lifetime control is less effective.
The technique of latch-up elimination by minority carrier lifetime control depends upon the reduction of the worst case parasitic bipolar current gain products (Unin * pnp) to below unity. Simple SCR theory is sufficient to prove that under these conditions regeneration will not occur. This, however, is not the case in the use of n on n+ substrates (hereinafter referred to as Epi-CMOS) for latch-up prevention, where the gain products can exceed unity. This paper extends the shunted emitter four-layer model discussed previously3'4 by including the dependence of the current gains on the device current levels. A graphical analysis useful in developing a better physical understanding of the latch structures and in designing a latch-up free fabrication process is also presented. In addition, experimental data is shown in support of the discussion demonstrating the validity of the graphical presentation.
Latch-up in bulk CMOS devices occurs due to the existence of parasitic four-layer paths.
A cross section of a bulk CMOS structure depicting such a path is shown in Figure la , where the parasitic elements and their interrelations are shown schematically. Figure lb shows the simple lumped model equivalent circuit that is used in our analysis. Figure 2 shows the current-voltage characteristics of a typical parasitic SCR. Region As the terminal device current is made to increase, the devices move in operation to a lesser degree of saturation due to high current falloff.
Finally, a point is reached where the devices exit saturation and region III is entered. This region is characterized by larger terminal voltages and by a quasi-saturation of the terminal current. Region III is evident in parasitic SCR structures due to the relatively low gain devices involved.
In the generic solution to latch-up by the reduction of minority carrier lifetime, the current gain product of the worst case bipolar pair is reduced to below unity Pnpn * Ppnp < 1 (1) This guarantees that all four-layer paths, composed of any parasitic transistors, will also have current gain products of less than one. Simple SCR theory is sufficient to prove that latch-up is prevented and no further modeling is necessary. (5) 
where IRs = current flowing through Rs Figure 2 where the bipolar transistors exit saturation.
Region Z: The inequalities of Equations 2 and 3 are not satisfied, and current flow is due to avalanche of the center junction at the breakdown voltage.
The intercepts of the axes represent the currents IRS and IRw. Because these resistances are diode clamped, these currents vary only moderately with total device current. Reducing Rs and/or Rw increases the intercept currents causing the curves to shif t. In particular, the Epi-CMOS structure reduces Rs such that curve B moves to the right becoming curve C in Figure 3 . No overlap is obtained for this case and therefore no latch-up is allowed tinder any conditions. If, as in the lifetime control method, worse case transistor data is used to plot curves A and B, the required shift to preclude latch-up is graphically determinable and the approprial:e substrate can be selected.
Experimental Verification
An experiment was performed to verify the model and the effects of the shunt retsistances. Parasitic bipolars in different chips were characterized for P-Ic relations and externally cross-coupled to form the latch-up pair. Access to aLl leads allowed a continuous variation of the shunt resistance simulating Table 1. of protection diode can become forward-biased and latchup will occur. However, once VDD is reinstated as the greatest positive voltage on the circuit, latch-up will be terminated and subsequently precluded.
